

METHOD AND ARRANGEMENT FOR TESTING DIGITAL PROTECTIVE CIRCUITS

FIELD OF THE INVENTION

The present invention relates to a method for testing digital protective circuits in which data processing means are used to simulate the current and voltage response of a power supply network by outputting digital current and voltage signals in cycles; corresponding currents and voltages are generated from the digital current and voltage signals and supplied to a protective circuit to be tested; and tripping signals from the respective protective circuit are detected.

BACKGROUND INFORMATION

A method of this type is described in "Elektrizitätswirtschaft", Vol. 78 (1979), No. 1, pages 18 to 23.

In this method, a data processing system emits digital current and voltage signals in cycles on the basis of the current and voltage ratios present in a power supply network; the data processing system thus forms a network model.

Corresponding currents and voltages can be generated from the digital current and voltage signals and supplied to a protective circuit to be tested. When currents and voltages corresponding to an error in the simulated power supply network are applied to the protective circuit to be tested, the latter generates a tripping signal. The occurrence of the tripping signal can be assigned to the respective currents and voltages to draw conclusions about the tripping performance of the respective protective circuit to be tested.

To test the digital protective circuits under conditions that are as close to reality as possible, it is useful to control the data processing system simulating the power supply network and representing a network model when detecting a tripping signal so that the data processing system also outputs network error-specific digital current and voltage signals. Because this requires longer computing times than are needed for

digital current and voltage signals that indicate a normal, continuous variation of currents and voltages, it is possible to use a very high-speed data processing system and to have the latter output network error-specific digital current and voltage signals when a tripping signal is emitted by the respective protective circuit to be tested. However, a data processing system of this type is highly complex and therefore very expensive to produce or purchase.

10 SUMMARY

An object of the present invention is to provide a method for testing digital protective circuits in which a conventional data processing system, such as a personal computer, can be used to test digital protective circuits under close-to-real conditions even using network error-specific digital current and voltage signals from a data processing system of this type.

This object is achieved with a method according to the present invention in that when the test of a protective circuit begins, the output digital current and voltage signals are first buffered consecutively, and, upon reaching a specific quantity of buffered digital current and voltage signals, the oldest buffered digital current and voltage signals in each case are output in cycles and supplied to the respective protective circuit to be tested, and more recent output digital current and voltage signals are rebuffed; upon the occurrence of a tripping signal, a data processing arrangement outputs network error-specific digital current and voltage signals, while the oldest buffered digital current and voltage signals in each case continue to be output in cycles, and the network error-specific digital current and voltage signals are each rebuffed after being output.

35 German Patent No. 150 947 describes computer-supported testing of protective circuits in which non-stationary processes that are simulated with digital models, for example, are stored and

the stored data is provided to the test object in a specific order. All of the data is accepted before sensing the protective circuit. To test a test object, the data is sent to the test object in a specific order and the signal response 5 of the test object is detected.

One advantage of the method according to the present invention is that it can be carried out with a comparatively simple data processing system design in the form of a conventional 10 personal computer. This is due to the fact that, in the method according to the present application, the digital current and voltage signals output by the data processing system are first buffered consecutively until a specific quantity of buffered digital current and voltage signals is reached. The buffered 15 signals are output in cycles during the test procedure. This applies even if a tripping signal is generated. Nevertheless, the occurrence of the tripping signal causes the data processing system to output network error-specific digital current and voltage signals, which results in a longer 20 computing time than would be needed with an undisturbed, simulated network state, due to the complicated arithmetic operations required. The network error-specific digital current and voltage signals are also buffered. The quantity of 25 digital current and voltage signals is thus replenished. The problem of insufficient computing speed of the relatively simple data processing system used is thus overcome to a certain extent by buffering the signals.

The present invention takes advantage of the fact that, in 30 situations where a protective circuit is used, the tripping signal generated by the circuit when an error occurs in the network to be monitored is immediately applied to a switch, usually a circuit-breaker; however, the circuit-breaker to which this signal is applied does not immediately open its 35 contacts, but instead requires a certain switch response time for this purpose, which ranges between approximately 20 and 100 ms-and is frequently around 60 ms. Only at the end of the

switch response time do new current and voltage ratios actually occur in the network, a fact that must also be taken into account when testing a digital protective circuit with the method according to the present invention.

5

In light of this fact, it is deemed advantageous in the method according to the present invention to determine the specific quantity of digital current and voltage signals buffered in cycles on the basis of the response time of switches for which the protective circuits to be tested are to be used, taking the cycle time into account. With the method according to the present invention, this ensures that the network error-specific digital current and voltage signals that correspond to the changed network conditions are output at the end of the switch response time, just like in a real situation.

In the method according to the present invention, the buffered digital current and voltage signals can be output at an interval that corresponds to the duration of a tripping signal-free test period needed to output further digital current and voltage signals in each case.

In another embodiment of the method according to the present invention, the buffered digital current and voltage signals are output at an output rate that is greater than the duration of a tripping signal-free test period needed to output digital current and voltage signals in each case.

An arrangement of this type is also described in the publication cited above. To further develop an arrangement of this type so that it can also take into account network error-specific digital current and voltage signals following the generation of a tripping signal, without requiring a great deal of computing power, the data processing system is assigned, according to the present invention, a buffer in which the output digital current and voltage signals are first buffered consecutively; a sensing arrangement that detects

tripping signals from the respective protective circuit is connected on the output side to the data processing system.

The arrangement according to the present invention differs
5 from the arrangement described in German Patent No. 150 947 in
that it has a storage device in the form of a buffer in which
data is entered during the test and from which data is output
during the test. A further difference lies in the provision
10 of a sensing arrangement that controls the data processing
system upon the occurrence of a tripping signal from the
respective protective circuit to be tested so that the data
processing system sends network error-specific data to the
15 buffer.

One significant advantage of the arrangement according to the
present invention is that it can make do with a data
processing system in the form of a conventional personal
computer and can therefore be produced at comparatively little
20 cost; the additional cost of the buffer is comparatively low.
A further advantage is that the test can also be carried out
with network error-specific current and voltage signals after
a tripping signal occurs, using a simple circuitry design.

In the arrangement according to the present invention, the
25 buffer advantageously has a sufficiently large storage
capacity to buffer all current and voltage signals output
during a tripping signal-free test period corresponding to the
response time of switches provided for interaction with the
protective circuits to be tested.

30 The buffer is advantageously a ring buffer, i.e. a buffer in
which new data is stored for current and voltage signals
previously output by the data processing system.

35 BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 shows a block diagram of one example embodiment of the
method according to the present invention.

Fig. 2 shows three diagrams illustrating the operation of the buffer shown in the block diagram.

DETAILED DESCRIPTION

5 Figure 1 shows a block representing a data processing system 1, which is formed by a conventional personal computer. Data processing system 1 includes a network model 2 that can be provided by a NETOMAC simulation program, which is described in detail in the publication mentioned above. Network model 2
10 outputs digital current and voltage signals J' and U' , respectively, via a bus 3, based on the performance of a power supply network to be simulated. These digital current and voltage values J' and U' , respectively, are further processed in an interface module 4, which is also used for internal
15 system communication. Interface module 4 is provided with a buffer in the form of a ring buffer 5 in which a specific number of output digital current and voltage signals J' and U' , respectively, are buffered. When the test of a digital protective circuit 6 begins, digital current and voltage signals J' and U' , respectively, emitted by network model 2
20 are first buffered in ring buffer 5 in cycles, i.e. based on the system clock. The storage capacity of this ring buffer 5 is selected in view of the system clock cycle so that the buffer becomes full at the end of a period that corresponds to
25 response time T_{ls} of switches (not illustrated) for which protective circuit 6 to be tested is to be used.

When a time T_{ls} of this type elapses after the beginning of the test, a buffered value of current and voltage signal J_z and U_z , respectively, is output from ring buffer 5 with the next system clock cycle and transmitted via a bus 7 to a further interface module 8, which applies a load to a digital-analog converter 10 via an additional bus 9. In this digital-analog converter 10, currents J and voltages U , respectively, corresponding to the respectively transmitted digital current and voltage values are generated and supplied to protective circuit 6 to be tested via amplifiers 11 and 12. Diagram A of

Figure 2 shows the variation over time t of voltage U generated in this manner. Likewise, Diagram B shows generated current J over time, which initially appears to have a value of zero only due to the scale selected. Diagram C of Figure 2 shows number n of the digital current and voltage values stored in ring buffer 5 over time t . Prior to a time T_1 after the beginning of the test, only ring buffer 5 is first filled with digital current and voltage values at time zero. After time T_1 is reached, the amount of data entered into the ring buffer cyclically equals the amount of data output. This means that number n of stored data remains the same after time T_1 .

In the illustrated example, it is assumed that protective circuit 6 to be tested emits a tripping signal S at time T_2 as a result of current and voltage values J and U that it receives. This tripping signal S is detected by a sensing arrangement 13 and passed on to the one interface module 4 via a further interface module 8 over a bus 14. The one interface module 4 subsequently causes network model 2 to output, via a bus 15, digital current and voltage signals that are network error-specific, i.e. would occur in the event of a short-circuit in the simulated network. As shown in Diagrams A and B of Figure 2, fluctuations occur over a period ΔT , the calculation of which in network model 2 requires a relatively large amount of computing power and thus takes a relatively long time so that these network error-specific digital current and voltage signals are output at a relatively slow rate. Because the buffered digital current and voltage values continue to be output from ring buffer 5 in cycles, although not at the same rate at which network error-specific digital current and voltage values are generated by network model 2, the quantity of buffered data in ring buffer 5 starts to decrease from time T_2 onward, as clearly illustrated by Diagram C of Figure 2.

35

If it is assumed that digital current and voltage signals J' and U' in the network model are output at an interval Δt that

is equal to required computing time t_{min} when a tripping signal S is not present and a fluctuation does not occur, ring buffer 5 cannot be completely refilled. However, if it is assumed that the computing time of network model 2 is t_{max} after a tripping signal occurs, fluctuations can occur in response time T_{ls} of the switches during a simulation $T_{ls}/(t_{max}-t_{min})$ until the buffer is empty. Assuming typical values for $t_{max}=1$ ms, $t_{min}=0.5$ ms, and $T_{ls}=60$ ms, 120 fluctuations can occur during the simulation until ring buffer 5 can no longer provide any more output data. In practice, this is entirely sufficient.

In the illustrated example, it is assumed that interval Δt is greater than required computing time t_{min} of network model 2 before a tripping signal S occurs, and that $\Delta t > t_{min}$. Filling time tf of ring buffer 5 can then be determined with the following equation:

$$tf = \left(\frac{t_{max} - F \cdot t_{min}}{F - 1} \right) \cdot F$$

where $F = \Delta t / t_{min}$. The assumptions described above by way of an example then yield a filling time tf of roughly 5 ms. This means that simulations lasting 5 ms without any fluctuations are sufficient to compensate for the time lost by the fluctuation calculation and to completely refill ring buffer 5. This gives the system a 90% increase in performance in this case. As clearly shown by Figure C, simulations of practically unlimited length can be carried out in this case because the switch never carries out a sufficiently large number of switching operations in a short period of time to allow buffer 5 to be emptied.